

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				73	*****		
				74	*		
				75	*****		
					END OF JOB		
0000023A	95F3 03B2		000003B2	77	SUCCESS	CLI	RUNMODE,MODE370
0000023E	4770 025E		0000025E	78		BNE	ZSUCCESS
00000242	8200 0270		00000270	79		LPSW	OKPSW
00000246	95F3 03B2		000003B2	81	BADCC	CLI	RUNMODE,MODE370
0000024A	4770 0262		00000262	82		BNE	ZBADCC
0000024E	8200 0278		00000278	83		LPSW	CCPSW
00000252	95F3 03B2		000003B2	85	BADGOT	CLI	RUNMODE,MODE370
00000256	4770 0266		00000266	86		BNE	ZBADGOT
0000025A	8200 0280		00000280	87		LPSW	GOTPSW
0000025E	B2B2 0288		00000288	89	ZSUCCESS	LPSWE	ZOKPSW
00000262	B2B2 0298		00000298	90	ZBADCC	LPSWE	ZCCPSW
00000266	B2B2 02A8		000002A8	91	ZBADGOT	LPSWE	ZGOTPSW
				93	PRINT DATA		
00000270	00020000 00000000			95	OKPSW	DC	0D'0',XL4'00020000',A(0)
00000278	00020000 000BADCC			96	CCPSW	DC	0D'0',XL4'00020000',A(X'BADCC')
00000280	00020000 00BADBAD			97	GOTPSW	DC	0D'0',XL4'00020000',A(X'BADBAD')
00000288	00020001 80000000			99	ZOKPSW	DC	0D'0',XL8'0002000180000000',AD(0)
00000290	00000000 00000000						
00000298	00020001 80000000			100	ZCCPSW	DC	0D'0',XL8'0002000180000000',AD(X'BADCC')
000002A0	00000000 000BADCC						
000002A8	00020001 80000000			101	ZGOTPSW	DC	0D'0',XL8'0002000180000000',AD(X'BADBAD')
000002B0	00000000 00BADBAD						
				103	PRINT NODATA		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				105 *****
				106 * TEST 1: AE/AD (Add Normalized)
				107 *****
000002B8	92F1 0600		00000600	109 TEST1 MVI TESTNUM,X'F1'
000002BC	9200 0601		00000601	110 MVI SUBTEST,0
				111 *
				112 * Add Normalized (AD, ADR, AE, AER, AXR)
				113 *
				114 * FPR6 contains
				115 * C3 08 21 00 00 00 00 00
				116 *
				117 * Storage location contains
				118 * 41 12 34 56 00 00 00 00
				119 *
				120 *
				121 * Machine Format
				122 *
				123 * Op Code R1 X2 B2 D2
				124 * 7A 6 0 D 000
				125 *
				126 *
				127 * Assembler Format
				128 *
				129 * Op Code R1,D2(X2,B2)
				130 * AE 6,0(0,13)
				131 *
				132 *
				133 * the result (left half of FPR6) is
				134 * C2 80 EC BB.
				135 *
				136 * The right half of FPR6 is unchanged.
				137 *
				138 * Condition code 1 is set (result less than zero).
				139 *
				140 * If the long-precision instruction 'AD' were used,
				141 * the result in FPR6 would be
				142 * C2 80 BC BA A0 00 00 00.
				143 *
000002C0	6860 03B8		000003B8	144 LD FPR6,T1_FPR6
000002C4	7A60 03C0		000003C0	145 AE FPR6,T1_STRG
000002C8	47B0 0246		00000246	146 BC B'1011',BADCC (not CC1)
000002CC	6060 03C8		000003C8	147 STD FPR6,T1_GOT
000002D0	D507 03C8 03D0	000003C8	000003D0	148 CLC T1_GOT,T1_WANT
000002D6	4770 0252		00000252	149 BNE BADGOT
000002DA	07FE			150 BR R14

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				152 *****
				153 * TEST 2: AU (Add Unnormalized)
				154 *****
000002DC	92F2 0600		00000600	156 TEST2 MVI TESTNUM,X'F2'
000002E0	9200 0601		00000601	157 MVI SUBTEST,0
				158 *
				159 * Add Unnormalized (AU, AUR, AW, AWR)
				160 *
				161 * using the the same operands as in the
				162 * previous ADD NORMALIZED example:
				163 *
				164 * FPR6 contains
				165 * C3 08 21 00 00 00 00 00
				166 *
				167 * Storage location contains
				168 * 41 12 34 56 00 00 00 00
				169 *
				170 *
				171 * Machine Format
				172 *
				173 * Op Code R1 X2 B2 D2
				174 * 7E 6 0 D 0000
				175 *
				176 *
				177 * Assembler Format
				178 *
				179 * Op Code R1,D2(X2,B2)
				180 * AU 6,0(0,13)
				181 *
				182 *
				183 * result in FPR6
				184 * C3 08 0E CB 00 00 00 00
				185 *
				186 * Condition code 1 is set (result less than zero).
				187 *
000002E4	6860 03D8		000003D8	188 LD FPR6,T2_FPR6
000002E8	7E60 03E0		000003E0	189 AU FPR6,T2_STRG
000002EC	47B0 0246		00000246	190 BC B'1011',BADCC (not CC1)
000002F0	6060 03E8		000003E8	191 STD FPR6,T2_GOT
000002F4	D507 03E8 03F0	000003E8	000003F0	192 CLC T2_GOT,T2_WANT
000002FA	4770 0252		00000252	193 BNE BADGOT
000002FE	07FE			194 BR R14

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				196 *****
				197 * TEST 3: CDR (Compare)
				198 *****
00000300	92F3 0600		00000600	200 TEST3 MVI TESTNUM,X'F3'
00000304	9200 0601		00000601	201 MVI SUBTEST,0
				202 *
				203 * Compare (CD, CDR, CE, CER)
				204 *
				205 * FPR4 contains
				206 * 43 00 00 00 00 00 00 00 (zero)
				207 *
				208 * FPR6 contains
				209 * 35 12 34 56 78 9A BC DE (positive number).
				210 *
				211 *
				212 * Machine Format
				213 *
				214 * Op Code R1 R2
				215 * 29 4 6
				216 *
				217 *
				218 * Assembler Format
				219 *
				220 * Op Code R1,R2
				221 * CDR 4,6
				222 *
				223 *
				224 * Condition code 1 is set (FPR4 less than FPR6).
				225 *
				226 * If FPR6 instead contained
				227 * 34 12 34 56 78 9A BC DE
				228 *
				229 * Condition code 0 (equal) would instead be set.
				230 *
				231 * As another example
				232 * 41 00 12 34 56 78 9A BC
				233 *
				234 * compares equal to all numbers of the form:
				235 * 3F 12 34 56 78 9A BC 0X
				236 *
				237 * where X represents any hexadecimal digit.
				238 *
00000308	6840 03F8		000003F8	239 LD FPR4,T3_FPR4
0000030C	6860 0400		00000400	240 LD FPR6,T3_FPR6
00000310	2946			241 CDR FPR4,FPR6
00000312	47B0 0246		00000246	242 BC B'1011',BADCC (not CC1)
00000316	6860 0408		00000408	243 LD FPR6,T3_FPR6A
0000031A	2946			244 CDR FPR4,FPR6
0000031C	4770 0246		00000246	245 BC B'0111',BADCC (not CC0)
00000320	6840 0410		00000410	246 LD FPR4,T3_FPR4A
00000324	4110 0418		00000418	247 LA R1,T3_FPR6X
00000328	4120 0010		00000010	248 LA R2,T3_NUMX
0000032C	6860 1000		00000000	249 T3_XLOOP LD FPR6,0(,R1)
00000330	2946			250 CDR FPR4,FPR6
00000332	4770 0246		00000246	251 BC B'0111',BADCC (not CC0)

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				256 *****
				257 * TEST 4: DER (Divide)
				258 *****
00000340	92F4 0600		00000600	260 TEST4 MVI TESTNUM,X'F4'
00000344	9200 0601		00000601	261 MVI SUBTEST,0
				262 *
				263 * Divide (DD, DDR, DE, DER)
				264 *
				265 * first operand = dividend
				266 * second operand = divisor
				267 * resulting quotient = replaces first operand
				268 *
				269 *
				270 * Machine Format
				271 *
				272 * Op Code R1 R2
				273 * 3D 2 0
				274 *
				275 *
				276 * Assembler Format
				277 *
				278 * Op Code R1,R2
				279 * DER 2,0
				280 *
				281 *
				282 * FPR2 Before FPR0 FPR2 After
				283 * Case (Dividend) (Divisor) (Quotient)
				284 *
				285 * A -43 082100 +43 001234 -42 72522F
				286 * B +42 101010 +45 111111 +3D F0F0F0
				287 * C +48 30000F +41 400000 +47 C0003C
				288 * D +48 30000F +41 200000 +48 180007
				289 * E +48 180007 +41 200000 +47 C00038
				290 *
00000348	4110 0498		00000498	291 LA R1,T4_A
0000034C	4120 0005		00000005	292 LA R2,T4_NUMT
00000350	7820 1000		00000000	293 T4_LOOP LE FPR2,0(,R1)
00000354	7800 1004		00000004	294 LE FPR0,4(,R1)
00000358	3D20			295 DER FPR2,FPR0
0000035A	7020 04D4		000004D4	296 STE FPR2,T4_GOT
0000035E	D503 04D4 1008	000004D4	00000008	297 CLC T4_GOT,8(R1)
00000364	4770 0252		00000252	298 BNE BADGOT
00000368	4110 100C		0000000C	299 LA R1,3*4(,R1)
0000036C	4620 0350		00000350	300 BCT R2,T4_LOOP
00000370	07FE			301 BR R14

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				375 *****
				376 * Working storage
				377 *****
000003B2				379 LTORG , Literals Pool
000003B2	40			381 RUNMODE DC C' '
		000000F3	00000001	382 MODE370 EQU C'3'
		000000E9	00000001	383 ZMODE EQU C'Z'
000003B8				385 DC 0D'0'
000003B8	C3082100	00000000		386 T1_FPR6 DC XL8'C3 08 21 00 00 00 00 00'
000003C0	41123456	00000000		387 T1_STRG DC XL8'41 12 34 56 00 00 00 00'
000003C8	00000000	00000000		388 T1_GOT DC XL8'00'
000003D0	C280ECBB	00000000		389 T1_WANT DC XL8'C2 80 EC BB 00 00 00 00'
000003D8	C3082100	00000000		391 T2_FPR6 DC XL8'C3 08 21 00 00 00 00 00'
000003E0	41123456	00000000		392 T2_STRG DC XL8'41 12 34 56 00 00 00 00'
000003E8	00000000	00000000		393 T2_GOT DC XL8'00'
000003F0	C3080ECB	00000000		394 T2_WANT DC XL8'C3 08 0E CB 00 00 00 00'
000003F8	43000000	00000000		396 T3_FPR4 DC XL8'43 00 00 00 00 00 00 00'
00000400	35123456	789ABCDE		397 T3_FPR6 DC XL8'35 12 34 56 78 9A BC DE'
00000408	34123456	789ABCDE		398 T3_FPR6A DC XL8'34 12 34 56 78 9A BC DE'
00000410	41001234	56789ABC		399 T3_FPR4A DC XL8'41 00 12 34 56 78 9A BC'
00000418	3F123456	789ABC00		400 T3_FPR6X DC XL8'3F 12 34 56 78 9A BC 00'
00000420	3F123456	789ABC01		401 DC XL8'3F 12 34 56 78 9A BC 01'
00000428	3F123456	789ABC02		402 DC XL8'3F 12 34 56 78 9A BC 02'
00000430	3F123456	789ABC03		403 DC XL8'3F 12 34 56 78 9A BC 03'
00000438	3F123456	789ABC04		404 DC XL8'3F 12 34 56 78 9A BC 04'
00000440	3F123456	789ABC05		405 DC XL8'3F 12 34 56 78 9A BC 05'
00000448	3F123456	789ABC06		406 DC XL8'3F 12 34 56 78 9A BC 06'
00000450	3F123456	789ABC07		407 DC XL8'3F 12 34 56 78 9A BC 07'
00000458	3F123456	789ABC08		408 DC XL8'3F 12 34 56 78 9A BC 08'
00000460	3F123456	789ABC09		409 DC XL8'3F 12 34 56 78 9A BC 09'
00000468	3F123456	789ABC0A		410 DC XL8'3F 12 34 56 78 9A BC 0A'
00000470	3F123456	789ABC0B		411 DC XL8'3F 12 34 56 78 9A BC 0B'
00000478	3F123456	789ABC0C		412 DC XL8'3F 12 34 56 78 9A BC 0C'
00000480	3F123456	789ABC0D		413 DC XL8'3F 12 34 56 78 9A BC 0D'
00000488	3F123456	789ABC0E		414 DC XL8'3F 12 34 56 78 9A BC 0E'
00000490	3F123456	789ABC0F		415 DC XL8'3F 12 34 56 78 9A BC 0F'
		00000010	00000001	416 T3_NUMX EQU (*-T3_FPR6X)/8

LOC	OBJECT	CODE	ADDR1	ADDR2	STMT				
					418	PRINT DATA			
00000498	C3082100	43001234			420	T4_A	DC	XL4'C3 082100',XL4'43 001234',XL4'C2 72522F'	
000004A0	C272522F								
000004A4	42101010	45111111			421	T4_B	DC	XL4'42 101010',XL4'45 111111',XL4'3D F0F0F0'	
000004AC	3DF0F0F0								
000004B0	4830000F	41400000			422	T4_C	DC	XL4'48 30000F',XL4'41 400000',XL4'47 C0003C'	
000004B8	47C0003C								
000004BC	4830000F	41200000			423	T4_D	DC	XL4'48 30000F',XL4'41 200000',XL4'48 180007'	
000004C4	48180007								
000004C8	48180007	41200000			424	T4_E	DC	XL4'48 180007',XL4'41 200000',XL4'47 C00038'	
000004D0	47C00038								
			00000005	00000001	426	T4_NUMT	EQU	(*-T4_A)/(3*4)	
000004D4	00000000				427	T4_GOT	DC	XL4'00'	
					429	PRINT NODATA			
000004D8					431		DC	0D'0' (alignment)	
000004D8	48300000	0000000F			433	T5_FPR2	DC	XL8'48 30 00 00 00 00 00 0F'	
000004E0	00000000	00000000			434	T5_GOT	DC	XL8'00'	
000004E8	48180000	00000007			435	T5_WANT	DC	XL8'48 18 00 00 00 00 00 07'	
000004F0	B3606060	60606060			437	T6_FPR0	DC	XL8'B3 606060 60606060'	
000004F8	DA200000	20000020			438	T6_FPR2	DC	XL8'DA 200000 20000020'	
00000500	00000000	00000000			439	T6_GOT	DC	XL8'00'	
00000508	4CC0C0C1	81818241			440	T6_WANT	DC	XL8'4C C0C0C1 81818241'	
					442	*****			
					443	* Test Flags			
					444	*****			
00000510			00000510	00000600	446	ORG	TEST+X'600'	Test flags	
00000600	00				448	TESTNUM	DC	X'00'	Test number that failed
00000601	00				449	SUBTEST	DC	X'00'	Sub-test number that failed

MACRO DEFN REFERENCES

No defined macros

DESC	SYMBOL	SIZE	POS	ADDR
------	--------	------	-----	------

Entry: 0

Image	IMAGE	1538	000-601	000-601
Region		1538	000-601	000-601
CSECT	TEST	1538	000-601	000-601

STMT

FILE NAME

```
1 c:\Users\Fish\Documents\Visual Studio 2008\Projects\MyProjects\ASMA-0\float\float.asm
```

```
** NO ERRORS FOUND **
```